



Description

The LMFB8N65 is CoolFET II MOSFET family that is utilizing charge balance technology for extremely low on-resistance and low gate charge performance. LMFB8N65 is suitable for applications which require superior power density and outstanding efficiency

Pin Configuration



Dimensions TO-220F



General Features

$V_{DS} = 650V$ (Typ. 730V) $IDM = 14A$

$R_{DS(ON)} < 650m\Omega$ @ $V_{GS}=10V$ (Typ. 560m Ω)

Application

- Uninterruptible Power Supply(UPS)
- Power Factor Correction (PFC)

Package Marking and Ordering Information

Device	Device Marking	Device Package	Reel Size	Tape width	Quantity
LMFB8N65	APJ14N65F	TO-220F	-	-	1000 units

Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
VDSS	Drain-Source Voltage ($V_{GS} = 0V$)	650	V
ID	Continuous Drain Current	8	A
IDM	Pulsed Drain Current (note1)	14	A
VGS	Gate-Source Voltage	± 30	V
EAS	Single Pulse Avalanche Energy (note2)	125	mJ
Pd	Power Dissipation ($T_C = 25^\circ C$)	25.5	W
TJ, Tstg	Operating Junction and Storage Temperature Range	-55~+150	°C
RthJC	Thermal Resistance, Junction-to-Case	4.9	°C/W
RthJA	Thermal Resistance, Junction-to-Ambient	49	°C/W

Electrical Characteristics (T_J=25°C , unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain to source breakdown voltage	V _{GS} =0V, I _D =250uA	650	700	--	V
ΔBV _{DSS} / ΔTJ	Breakdown voltage temperature coefficient	I _D =250uA, referenced to 25°C	--	0.7	--	V/°C
IDSS	Drain to source leakage current	V _{DS} =650V, V _{GS} =0V	--	--	1	uA
		V _{DS} =520V, T _C =125°C	--	--	50	uA
IGSS	Gate to source leakage current, forward	V _{GS} =30V, V _{DS} =0V	--	--	100	nA
	Gate to source leakage current, reverse	V _{GS} =-30V, V _{DS} =0V	--	--	-100	nA
VGS(TH)	Gate threshold voltage	V _{DS} =V _{GS} , I _D =250uA	2.5	3.3	4.5	V
RDS(ON)	Drain to source on state resistance	V _{GS} =10V, I _D =3.2A	--	560	650	mΩ
Ciss	Input capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	--	438	--	pF
Coss	Output capacitance		--	19.5	--	
Crss	Reverse transfer capacitance		--	1.32	--	
td(on)	Turn on delay time	V _{DS} =400V, I _D =3.2A, R _G =4.7Ω , V _{GS} =10V	--	84.8	--	ns
tr	Rising time		--	25.2	--	
td(off)	Turn off delay time		--	227.6	--	
t _f	Fall time		--	26.8	--	
Q _g	Total gate charge	V _{DS} =480V, V _{GS} =10V, I _D =3.2A	--	11	--	nC
Q _{gs}	Gate-source charge		--	2.1	--	
Q _{gd}	Gate-drain charge		--	5.6	--	
IS	Continuous source current	Integral reverse p-n Junction diode in the MOSFET	--	--	11	A
ISM	Pulsed source current		--	--	44	A
VSD	Diode forward voltage drop.	I _S =3.2A, V _{GS} =0V	--	0.7	1.5	V
T _{rr}	Reverse recovery time	I _S =3.2A, V _{GS} =0V, V _{dd} =400V, di _F /dt=100A/us,	--	313	--	ns
Q _{rr}	Reverse recovery Charge		--	0.877	--	uC

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
2. The EAS data shows Max. rating . L=0.5mH, I_{AS} =3.2A, V_{DD} =50V, R_G=25Ω
3. The test condition is Pulse Test: I_{SD} ≤ I_D, di/dt = 100A/us, V_{DD}≤ BVDSS, Starting at T_J =25°C
4. The power dissipation is limited by 150°C junction temperature
5. The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Electrical and Thermal Characteristics




Figure1: Power dissipation (Non FullPAK)




Figure2: Power dissipation (FullPAK)




Figure3:Max. transient thermal impedance
 $Z_{thJC}=f(t_p)$; parameter: $D= t_p/T$




Figure4:Max. transient thermal impedance
 $Z_{thJC}=f(t_p)$; parameter: $D= t_p/T$




Figure5: Safe operating area (Non FullPAK)
 $I_b=f(V_{bs})$; $T_J=25^\circ\text{C}$; $D=0$; parameter: t_p




Figure6: Safe operating area (FullPAK)
 $I_b=f(V_{bs})$; $T_J=25^\circ\text{C}$; $D=0$; parameter: t_p




Figure 7: Typ. output characteristics
 $I_D=f(V_{DS}); T_J=25^{\circ}\text{C};$ parameter: V_{GS}




Figure 8: Typ. output characteristics
 $I_D=f(V_{DS}); T_J=125^{\circ}\text{C};$ parameter: V_{GS}




Figure 9: Typ. drain-source on-state resistance
 $R_{DS(on)}=f(I_D); T_J=25^{\circ}\text{C};$ parameter: V_{GS}




Figure 10: drain-source on-state resistance
 $R_{DS(on)}=f(T_J); I_D=3.2\text{A}; V_{GS}=10\text{V}$




Figure 11: Type. transfer characteristics
 $I_D=f(V_{GS}); V_{DS}=20\text{V};$ parameter: T_J





Figure 12: Type. gate charge
 $V_{GS}=f(Q_{gate}); I_D=3.2\text{A pulsed}; V_{DS}=480\text{V}$

TO-220F Package Information



Dim.	Min.	Max.
A	10.0	10.4
B	2.5	3.0
C	3.5	4.0
D	28.0	30.0
E	1.1	1.5
F	6.2	6.6
G	2.9	3.3
H	15.0	16.0
I	0.35	0.45
J	4.3	4.7
K	1.2	1.4
All Dimensions in millimeter		

NOTICE

Leiditech reserves the right to make modifications,enhancements,improvements,corrections or other changes without further notice to any product herein. Leiditech does not assume any liability arising out of the application or use of any product described herein.

Shanghai Leiditech Electronic Co.,Ltd
 Email: sale1@leiditech.com
 Tel : +86- 021 50828806
 Fax : +86- 021 50477059